FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT		APPLICATION NO. 09/754,406
JUN 2 5 2002	APPLICANT Songjie Xu	RECEIVED
(USE STERAL SHEETS IF NECESSARY)	FILING DATE January 2, 2001	GROUP JUL 0 8 2002
		Zaahaala O l

TA: TRANS				January 2, 2001	2123			
						Tec	hnology	Center 2
		-		U.S. PATENT DOCUMENTS				
EXAMINER DO		DOCUMENT NUMBER	DOCUMENT NUMBER DATE NAME		CLASS		FILING DATE (IF APPROPRIATE)	
					<u> </u>			
					1			
				FOREIGN PATENT DOCUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
					· .	YES	NO	
			ļ					
KAMINER INITIAL		ОТ	HER DOCUME	ENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT	PAGES,	ETC.)		
FM	1.	Singh, K.J., Performance Optimization of Digital Circuits, Ph.D. Dissertation, pages 33-79, University of California at Berkeley, 1992						
HIM	2.	Pan, P., Performance-Driven Integration of Retiming and Resynthesis, in Proc. Design Automation Conf., pages 243-246, 1999						
M	3.	Tamiya, Y., Performance Optimization Using Separator Sets, in Proc. Int'l Conf. On Computer Aided Design, pages 191-194, 1999						
DOH	4.	Sentovich et al., SIS: A System for Sequential Circuit Synthesis, Electronics Research Laboratory, Memorandum No. UCB/ERL M92/41, 1992						
TAR	5.	Hwang, YY Logic Synthesis fo Angeles, 1999	r Lookup-Table	Based Field Programmable Gate Arrays, Ph.D. Dissertate	ion, pages	35-63, Univers	sity of Califor	nia at Los
(G)(X)	6.	Yang, S., Logic Synthesis and O	ptimization Ben	chmarks User Guide Version 3.0, Technique Report, MC	NC, Janua	ry 1991		

S:\DOCS\RJS\RJS-5452.DOC 061102

EXAMINER MANUA GLOGOLA,	DATE CONSIDERED 6/13	09
*EXAMINER: INITIAL IF CITATION CONSIDERED WHETHER OR NOT CITATION IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WIT		